
2001 Microchip Technology Inc.
Advance Information
DS39541A-page 279
PIC18C601/801
FIGURE 22-9:
PROGRAM MEMORY WRITE TIMING DIAGRAM
Operating Conditions: 2.0V <VCC <5.5V, -40°C <TA <125°C unless otherwise stated.
TABLE 22-8:
PROGRAM MEMORY WRITE TIMING REQUIREMENTS
Param
No.
Symbol
Characteristics
Min
Typ
Max
Units
150
TadV2alL
Address out valid to ALE
↓ (address setup time)
0.25TCY-10
——
ns
151
TalL2adl
ALE
↓ to address out invalid (address hold time)
5
——
ns
153
TwrH2adl
WRn
↑ to data out invalid (data hold time)
5
——
ns
154
TwrL
WRn pulse width
0.5TCY-5
0.5TCY
—
ns
156
TadV2wrH
Data valid before WRn
↑ (data setup time)
0.5TCY-10
——
ns
157
TbsV2wrL
Byte select valid before WRn
↓ (byte select setup time)
0.25TCY
——
ns
157A
TwrH2bsI
WRn
↑ to byte select invalid (byte select hold time)
0.125TCY-5
——
ns
166
TalH2alH
ALE
↑ to ALE↑ (cycle time)
—
0.25TCY
—
ns
36
TIVRST
Time for Internal Reference Voltage to become stable
—
20
50
s
Q1
Q2
Q3
Q4
Q1
Q2
OSC1
ALE
Address
Data
156
150
151
153
AD<15:0>
Address
WRH or
WRL
UB or
LB
157
154
157A
Address
A<19:16>
Address
BA0
CS1, CS2,
or CSIO
166